Masterclock D232 Datový list Strana 31
- Strana / 240
- Tabulka s obsahem
- KNIHY
Hodnocené. / 5. Na základě hodnocení zákazníků
Intel
®
E8870 Scalable Node Controller (SNC) Datasheet 3-1
Configuration Registers 3
3.1 Access Mechanisms
The SNC configuration registers can be accessed from the following sources:
• Configuration Read and Write from either scalability port (SP)
• System Management Bus (SMBus)
• JTAG
:
3.2 SNC Fixed Memory Mapped Registers
These registers are mapped into the “SNC Memory Mapped Configuration Register Range” shown
in Table 4-6, “Address Disposition for Processor.” These appear at fixed addresses to support the
boot process. These registers also appear in the SNC configuration space. This mechanism is
independent of the more general Memory Mapped Configuration mechanism.
Table 3-1. Register Attributes Definitions
Attribute
Abbrevi-
ation
Description
Read Only RO
The bit is set by the hardware only and software can only read the bit.
Writes to the register have no effect. A hard reset will set the bit to its default
value.
Read/Write RW
The bit can be read and written by software. A hard reset will set the bit to its
default value.
Read/Write
Once
RWO
The bit can be read by software. It can also be written by software but the
hardware prevents writing it more than once without a prior reset. Since the
smallest register access is one byte, this protection applies on a byte-by-
byte basis. That is, if only one byte of a field is written, only that byte will be
locked. The other byte has separate write protection.
Read/Clear RC
The bit can be either read or cleared by software. In order to clear an RC bit,
the software must write a one to it. Writing a zero to an RC bit will have no
effect. A hard reset will set the bit to its default value.
Sticky
RWS, RCS,
ROS
The bit is “sticky” or unchanged by a hard reset. Read/Write, Read/Clear,
and Read Only bits may be sticky. These bits are only reset with
PWRGOOD.
Reserved RV
This bit is reserved for future expansion and must not be written. The PCI
Local Bus Specification, Revision 2.2 requires that reserved bits must be
preserved. Any software that modifies a register that contains a reserved bit
is responsible for reading the register, modifying the desired bits, and writing
back the result.
Unique *
Any attribute with an asterisk (*) suffix indicates an unique behavior. Please
consult the associated description for details.
- (SNC) Datasheet 1
- Contents 3
- Introduction 1 11
- Introduction 12
- Figure 1-1. Typical Itanium 12
- 2-Based Server Configuration 12
- 1.3 Architectural Overview 13
- 1.4 Interfaces 14
- 1.4.5 JTAG Interface 15
- 1.5 Terminology 16
- 1.6 References 18
- 1.7 Revision History 18
- Signal Description 2 19
- 2.2 SNC Signal List 20
- Signal Description 21
- Configuration Registers 3 31
- 3.2.3 BOFLA: Boot Flag Alias 32
- 3.3 SNC I/O Space Registers 33
- 3.5 PCI Standard Registers 34
- Configuration Registers 35
- 3.6 Address Mapping Registers 37
- 3-8 Intel 38
- • A[43:26] == BASE 40
- : 5C - 5Fh 41
- 3-12 Intel 42
- 3-14 Intel 44
- 3-18 Intel 48
- Table 3-6. DDR IOP Decodes 51
- 3-22 Intel 52
- 3.8.1 SYRE: System Reset 53
- 3-24 Intel 54
- 44h (Continued) 55
- 3.8.4 SPAD: Scratch Pad 56
- 3.8.6 BOFL: Boot Flag 57
- 3.9 Error Registers 63
- 3.9.4 ERRMASK: ERRST MASK 68
- Processor Bus 69
- : 40h(31:0), 44h(63:32) 71
- : 48h(31:0), 4Ch(63:32) 71
- 3-42 Intel 72
- : E0h(31:0), E4h(63:32) 73
- 3-44 Intel 74
- 3.10.2 PTCTL: Timer Control 76
- 3-48 Intel 78
- Response 79
- Events LO 82
- Events HI 83
- Resource Events 84
- : E8h (SPPMD0), F8h (SPPMD1) 87
- : E4h (SPPMC0), F4h (SPPMC1) 87
- 3-60 Intel 90
- 3.10.18 HPDATA: Hot Page Data 93
- 3-64 Intel 94
- System Address Map 4 97
- 4.1.1 Compatibility Region 98
- 4.1.1.1 DOS Region 98
- 4.1.1.2 VGA Memory Range 98
- 4.1.1.3 MDA Memory Range 98
- 4.1.1.4 C and D Segments 98
- 4.1.2 System Region 99
- 4.1.2.1 Local Firmware Range 99
- 4-4 Intel 100
- System Address Map 102
- Local Firmware Disabled 102
- 4.1.5 Main Memory Region 104
- 4.1.5.3.3 Node Interleaving 105
- 4.1.5.3.4 Limitations 105
- 4-10 Intel 106
- 4.2.1.2 SPS Registers 108
- 4.2.1.1 SNC Registers 108
- 4.2.1.3 SIOH Registers 109
- 4-14 Intel 110
- Table 4-7. Intel 112
- 4.3 I/O Address Map 114
- 4.3.2 Outbound I/O Access 115
- 4.3.2.1 Outbound I/Os 115
- 4.4 Configuration Space 116
- 4.5 Illegal Addresses 117
- Memory Subsystem 5 119
- 5.1.2 Reads 120
- 5.1.3 Writes 121
- 5.2 Error Correction 122
- 5.2.3 Software Scrubs 123
- Memory Subsystem 124
- 5.2.5.1 FRU Isolation 126
- 5.2.6 Memory Test 126
- 5.3 DDR Organization 127
- 5.3.2 DDR Features Supported 128
- 5-12 Intel 130
- 5.3.3 Power Management 132
- Serviceability 6 135
- Table 6-1. Intel 136
- E8870 Chipset Errors 136
- • Memory: 139
- • Configuration Registers: 139
- 6.1.2 Data Poisoning 140
- 6.1.3 Error Reporting 140
- 6.1.4 Interface Details 141
- 6.1.5 Time-Out 142
- Responsibilities 143
- 6.2.2 Server Management (SM) 144
- 6.2.3 OS/System Software 144
- 6.2.4 Device Driver 144
- 6.3 Availability 145
- 6.4 Hot-Plug 146
- 6.5 Chipset Error Record 147
- 6-14 Intel 148
- • Non-continuable (NC) 149
- • Continuable Single (CS) 149
- • Continuable Trailing (CT) 149
- 6-16 Intel 150
- 6-18 Intel 152
- 6.5.4 ESP Error Logs 154
- 6-22 Intel 156
- Clocking 7 157
- Clocking 158
- 7-4 Intel 160
- 7.8 JTAG 161
- 7.9 SMBus Clocking 161
- 7.11 Analog Power Supply Pins 161
- System Reset 8 163
- 8.2 Reset Sequences 164
- 8.2.1 Power-up Reset Sequence 165
- System Reset 166
- 8.2.1.1 PWRGOOD Deassertion 167
- 8-6 Intel 168
- 8.2.2 Hard Reset 169
- 8-8 Intel 170
- Incomplete 171
- Initialization 171
- Complete Initialization 171
- 50 System Clocks 171
- 8-10 Intel 172
- 8.2.2.7 Local Resets 173
- 8.3 Reset Signals 174
- 8.3.1 ICH4: PWROK 175
- 8.3.3 SIOH: DET 175
- 8.3.4 ICH4: PCIRST# 175
- 8-16 Intel 178
- Electrical Specifications 9 179
- 9.3.1 Overview 180
- 9.3.2 Signal Group 181
- 9.3.3 DC Specifications 182
- 9.5 Main Channel Interface 183
- 9.5.2 DC Specifications 184
- 9.5.3 AC Specifications 184
- 9.6 LPC Signal Group 185
- 9.7.1 DC Specifications 186
- 9.7.2 AC Specifications 187
- 9.7.3 AC Timing Waveforms 188
- 9.8.1 Signal Groups 189
- 9.8.2 DC Characteristics 190
- 9.8.3 AC Specification 191
- Electrical Specifications 192
- 9.9 Clock Signal Groups 193
- 9-16 Intel 194
- 10-2 Intel 196
- 10.2 Ball-out Specifications 197
- Table 10-1. SNC Ball List 198
- 10-6 Intel 200
- 10-8 Intel 202
- 10-10 Intel 204
- 10-12 Intel 206
- 10-14 Intel 208
- 10-16 Intel 210
- 10-18 Intel 212
- 10-20 Intel 214
- 10-22 Intel 216
- 10-24 Intel 218
- 10-26 Intel 220
- 10-28 Intel 222
- 10-30 Intel 224
- 10-32 Intel 226
- 10-34 Intel 228
- 10-36 Intel 230
- 10-38 Intel 232
- Testability 11 233
- 11.2 Public TAP Instructions 236
- 11.4 TAP registers 237
- 11-6 Intel 238
- Testability 239
Související produkty a manuály pro Audio zesilovače Masterclock D232
Audio zesilovače Masterclock D232 Uživatelský manuál
(86 stránky)
(86 stránky)
Audio zesilovače Masterclock DA12 Uživatelský manuál
(37 stránky)
(37 stránky)
Audio zesilovače Masterclock DA12 Uživatelský manuál
(10 stránky)
(10 stránky)
Audio zesilovače Masterclock DA12 Uživatelský manuál
(31 stránky)
(31 stránky)
Audio zesilovače Masterclock D232 Specifikace
(46 stránky)
(46 stránky)
Audio zesilovače Masterclock D232 Uživatelský manuál
(14 stránky)
(14 stránky)
LG DR7800 manuales
Manuales del propietario y guías del usuario para Reproductores de dvd LG DR7800.
Ofrecemos 1 manuales en pdf LG DR7800 para descargar gratis por tipos de documentos: Manual de usuario
Tabla de contenidos
RECORDER
1
Playable
4
(Continued)
10
INTRODUCTION
11
Overview
12
DVR HOOKUP
13
Accessory
16
Operation
18
Programming
18
DVR SETUP
19
Sampling
24
PLAYBACK
31
Programmed
38
Playback
38
RECORDING
41
Recording
42
Components
44
Changing
47
REFERENCE
53
Language
54
GUARANTEE
59
Más productos y manuales para Reproductores de dvd LG
| Modelos | Tipo de documento |
|---|---|
| HT302SD-A0 |
Manual de usuario
LG HT302SD-A0 Owner's manual [ru] ,
24 paginas
|
| DP9821P |
Manual de usuario
LG DP9821P Owner’s Manual,
46 paginas
|
| DV466X |
Manual de usuario
LG DV466X Інструкція користувача,
54 paginas
|
| DVX482H | Manual de usuario LG DVX492H,DVX482H Användar manual, 16 paginas |
| HT303PD | Manual de usuario LG HT303PD Instruktionsbogen [en] [it] , 14 paginas |
| DV632 |
Manual de usuario
LG DV632 Owner’s Manual [en] ,
22 paginas
|
| LH-D6430X |
Manual de usuario
LG LH-D6430X Owner's manual,
34 paginas
|
| DK172 |
Manual de usuario
 
LG DK172 คู่มือการใช้งาน,
46 paginas
|
| DV4S2H |
Manual de usuario
LG DV4S2H Owner's manual [en] ,
16 paginas
|
| LH-T3530X |
Manual de usuario
LG LH-T3530X Інструкція користувача,
14 paginas
|
| V8816 | Manual de usuario LG V8816 Användar manual, 38 paginas |
| XH-TK5020Q |
Manual de usuario
LG XH-TK5020Q Owner's manual [en] ,
30 paginas
|
| DBRH198 | Manual de usuario LG DBRH190,DBRH198 Brukermanual, 65 paginas |
| DV477 |
Manual de usuario
LG DV477 Інструкція користувача,
52 paginas
|
| BD300 |
Manual de usuario
LG BD300 Руководство пользователя,
40 paginas
|
| DH6530T |
Manual de usuario
LG DH6530T Руководство пользователя,
44 paginas
|
| DR4812W |
Manual de usuario
LG DR4812WVL Owner’s Manual,
62 paginas
|
| DR4712V | Manual de usuario LG DR4712V Instruktionsbogen, 63 paginas |
| DVX692H |
Manual de usuario
LG DVX692H Owner’s Manual,
24 paginas
|
| LM-K2545Q |
Manual de usuario
LG LM-K2545Q Owner's manual [en] ,
36 paginas
|
© 2020, manymanuals.cz. Všechna práva vyhrazena. | 0.034 s |
Manymanuals.com
Manymanuals.de
Manymanuals.fr
Manymanuals.it
Manymanuals.pl
Manymanuals.cz
Manymanuals.es
Manymanuals-pt.com
Komentáře k této Příručce